Absmrm-Trace cache, an important building block in modem wide-issue processors, buffers and reuses dynamic instruction traces. The selection of relevant traces to he buffered is a critical factor in trace cache performance. The relevance of a trace, determined by its repetition count, is closely tied to the control flow behaviourofprogams. Hence, we analyse the control flow pattems in the SPEC CPU2000 benchmarks,
INTRODUCTION
Modern high-performance processors capable of executing multiple instructiuns per cycle require instruction fetch units with high throughput. Fetching a large number of instructions in a single cycle is complicated by the presence of branches at, on the average, every fifth instruction [4] . Apart from having to predict multiple branch targets further ahead in the instruction stream, the fetch unit must assemble multiple blocks from multiple lines in the instruction cache. The trace cache The selection of the traces to be stored is a critical factor in trace cache pcrformance. The original trace cache dejgn [I I] initiates the comtruction of a trace at every dynamic basic block, and temiinates it atter a fixed number of blocks. Later research has tried different trace selection strategies. Trace termination has been based on multiple criteria, such as a limit on the length of a trace, or occurrence of an indirect 0-7803-765 I -XiOZI$l7.00 a o o i tern branch. Trace construction is initiated only at the termination of a trace. Even with such a trace selection strategy, it has been found that 40% of constructed traces are not used again before replacement [ 12) . The storage of such irrelevant traces decreases the fetch bandwidth provided by the trace cache; irrelevant traces often replace relevant ones.
In this paper, we address the trace selection problem by analyzing control flow patterns in execution of the SPEC CPU2000 benchmark programs 151. Properties of selected traces like the frequency of repetitive use are closely tied to the behaviour of loops within the program. Repetition of instruction sequences is controlled by loops. Hence, we study the properties of loop execution in the CPU2I)OIl integer benchmarks. We detect loops dynamically and measure the size, and repetition of loop paths during program execution. For 6 of the 12 benchmarks, the loop paths that cover 95% of instruction execution are found to fit within typical L1 cache sizes.
An ideal trace selection strategy would select hasic block sequences with highest repetition counts. ?his set of sequences would be as concise as possible, while covering an adequate fraction of program execution time. We use the SEQUITUR [IO] algorithmto generate sets ofhot sequences from instmction execution traces of CPU2000 intezer progams. Our results demonstrate the feasibility of generating reasonably small sets of traces covering a high h-action of the instntctions executed.
The next section presents our work on characterizing loop execution. Section 3 details the mechanism used lo extract hot control flow panems from program execution, and properties ofthese pattems. Related work is describea in section 4.
LOOPS
Repetition of control flow in ordinary progams is controlled by loops [7] . Any loop iteration starts at the heginning o f a loop body, possibly executes multiple brauches and suhroutines, and terminates at a backward branch to the heginning ofthe loop body. Programs.dominated by long loop iterations with several branches, especially branches with irregular outcomes, generate traces with longer &stances of repetition. We investigate properties of loop paths in the CPU2000 integer benchmarks. The distribution of instruction execution in the unique loop paths, and the size distribution of these paths are measured.
.
Loop Detection Algorithm
To study the properties of dynamic loop execution, we require an algorithm that identifies loop entry, exit, and iterations within an instruction execution string. We use a variation of the hardware dynamic loop detection algorithm proposed in [IS] for this purpose. The specific details of the implementation is given in 161.
Experimental Framework
We generated traces for the CPU2000 integer benchmarks The benchmarks have been partitioned across the 3 graphs based on similar behaviour. The classification is based on the size of the hot loop paths covering above 95% instruction execution. In bzip2, gzip, mcf and the routing portion of the vpr benchmark most significant loop paths are less than 300 instructions long. Relatively larger loop paths (upto 4000 instrnctionsin length) contribute to cover 95% instruction execution in cc I, crafiy, gap, parser, and the placement portion of the vpr benchmark. vortex has significant loop paths which are two orders of magnitude larger than in other benchmarks. Figure 2 shows the sizes of the instruction sequences representing the most hot loop paths in the benchmarks. For the benchmarks plotted in the lower graph, the loop paths covering more than 95% of instruction execution fit within 12 KB of storage, a typical L1 cache size. This observation suggests the selective use of .loop based trace selection. The benchmarks plotted on the upper graph have larger instrnction footprints; significant paths require more than 256 KB of storage. But, there are potentially large instruction sequences repeating in multiple loop paths of the same static loop. Trace selection strategies which identify and store these sequences separately can reduce the trace storage requirement. We pursue this idea in the next section.
CONTROL FLOW PATTERNS
Xiis section presents a mechanism to generate aconcise set of basic block sequences which span a majority of program execution. Traditional trace caches use ad hoc mechanisms to select traces. This can create traces with hot as well as rarely executed program regions embedded within them. In addition, the number of traces can he large for large trace sizes, leading to bqttlenecks in storing and indexing them. As a step towards a better trace selection strategy, we employ an algorithm to extract repeating pattems in the basic block sequence of program execution. The algorithm is presented in the following subsection. The second subsection studies properties ofthe extractedpattems. The final subsection shows that this set of hot pattems remains invariant across multiple program inputs for 1 I ofthe 12 SPEC2000 integer benchmarks. Figure 3 shows the sequence grammar generated by SEQUITUR for the reference sequence abdacdubdahd and the directed acyclic graph (DAG) representation of the grammar. In our implementation these symbols are the basic block addresses. Generation of hot basic hlock sequences requires processing of the SE-QUITUR generated DAG to produce the fiequently repeating symbol sequences. Algorithms have been developed ui [8] and [2] to accomplish this purpose. We implement both of these algorithms, as well as variations in the context of the basic block execution stream. All the algorithms have a minimum sequence length, maximum sequence length and a hotness criteria as the three parameters.
The results reported in this section are based on control flow pattems generated using L a~s ' algorithm [XI. We observe from the results a maximum instruction span ?f 70.90% of instruction execution in all the benchmarks when the algorithm is employed. We employ additional techntques to produce a set ofpattems whichspanalarge fraction(above99%) ofprogram execution. A set of pattems is generated using Larus' algorithm. Instances of these patterns in the complete basic block sequence are replaced by single symbols and a new sequence obtained. The algorithm is re-executed on the new sequence to obtain an additional set of patterns. This procedure is repeated twice tu obtain three sets of patterns. It is observed that the three sets of pattems in combination span above 99% of instruction execution for all the benchmarks.
Pioperfies of Exfrucfed Partems
We generate hot basic block sequences of length 4 for all the CPU2000 integer benchmarks. L h ' algorithm is employed to extract basic block patterns with a minimum and maximum length O f 4. Three sets of patterns are generated, as described in the previous section, for all the benchmarks. Figure 4 plots the cumulative distribution ofthe SEQUITUR generated pattems in the overall instruction execution. The X-axis plots the number of pattems in the set, sorted in decreasing order of hotness. The number of significant patterns (covering more than 95% of instruction execution) is less than 1000 for all benchmarks except crafty and ccl. In Figure 5 , the storage required for these patterns is studied. The storage for a panem incorporates the storage for all the instructions directly embedded in the sequence. If a symbol in the pattern corresponds to another panem in the pattem set, a storage requirement of 4 bytes is assumed. The X-axis of the two graphs is the cumulative storage of the panems sorted in decreasing order of hotness. The size of the significant >at-tem set is less than 256 llobytes for all benchmarks except crafty.
If these patterns remain invariant across multiple data inputs, they can be generated using information from a profiling execution, stored with the executable, and used to drive instruction fetch during subsequent program executions. The issue of invariance across multiple data inputs is addressed in the next section.
Purrem Ser I'nriution Across Dura Inputs
We studied the instruction coverage of the SEQUITUR generated patterns across different data inputs. The graphs in Figure 6 show the instruction execution span of the patterns (length 4) in the training input against the span of the same pattern sets in portions of the reference execution with different inputs. The pattems are sorted in decreasing order of hotness in the execution with training input. The variations of the plot from linearity indicate that the hotness ofthe patterns differ in the reference execution. But, the Same set of panems cover a majority of execution. This is made more explicit in the zoomed version of the graph on the right side. A more complete set of results are presented in [6] . TheBobserved property holds true for 11 ofthe 12 benchmarks.
RELATED WORK
There has been extensive research on trace,caches and it has been implemented in Intel Pentium 4 [14] . In [121. Rosner et al find that ad hoc trace selection strategies create a larie number of traces, 70% of which are used less than 4 times before replacement. They propose a filtering mechanism to keep the relevant traces in the cache. Kobayashi [7] characterized the dynamic behaviour of loops. The mechanism does not detect all loop paths. Tubella and Gonzalez [ 151 proposed a hardware loop detection algorithm for the purpose of creating threads in a multithreaded architecture.
Techniques for extracting hot control flow paths dwing pro-. p m execution has been studied in the context of dynamic optimizers [9] , [3]. Thcse proposals attempt to create long basic block sequences, with a high likelihood of repetition, and apply dynamic optimizations on them. The generated set ofpaths do not cover more than 80.90% o f instruction execution in most benchmarks.
In [I] , Ball and Larus generate a set of acyclic paths encountered during program execution. In half of the benchmarks the acyclic paths in the training execution span less than 90%# of the reference execution. Note that acyclic paths based on static program structure can encompass an entire loop body or subroutine path. Small variations in the actual path traversed in the reference execution can reduce the instruction execution span of the profiled set of acyclic paths. The algorithm employed in this paper identifies frequently repeating portions of loop paths, and hence the profiled set of paths is able to provide wider instruction coverage.
CONCLUSIONS
Trace cache performance is closely tied to the trace selection strategy and to the behaviour of loops in the executing prog r m . An ideal trace selection strategy should consider program behaviow and choose a set of traces having the highest repetition count and covering anadequate fraction ofprogam execution. In this paper, we have studied loop behaviour and addressed the trace selection problem.
We have studied the dynamic execution behaviour of loops in the SPEC CPU2000 integer benchmarks. The size, and instruction coverage of loop paths were measured. These significant loop paths jn 6 of the benchmarks fit within rwical L1 cache sizes. Loop paths show wide variations in size; sizes ranging from 8 instructions to 100,000 instructions are observed for significant loop paths. We generated reasonably small sets of traces that cover 99% of CPU2000 benchmark training execution using the SE-QUITLJR algorithm. We chose one algorithm to post-process the DAG constructed by SEQUITUR and extracted traces of length 4 basic blocks with required coverage. In 10 of the 12 benchmarks, traces that cover more than 95% of execution require less than 128 KB of storage.
We studied the coverage of the SEQUITUR generated patterns in program execution with different inputs. The set of traces generated using training execution has more than 95% coverage in reference execution of 11 of the 12 henchmarks. This motivates the generation of these traces using hasic block trace of a profiling execution. It can be stored in the executable, and used by instruction fetch unit during subsequent executions to achieve improved fetch bandwidth.
